October 15, 2008
IN THIS EDITION
NEWS
 
» Unisem Takes Copper Wirebonding Process to Volume Production
» IMEC Views 3-D Stacking as System Design
» TechSearch: Steady Growth Ahead for Flip-Chips, WLP
» Ultratech Acquires Annealing Patents From IBM
» ESI Launches Micromachining Tool Aimed at TSVs
» NEXX Licenses Alchimer's Coating Technology
» Mentor Graphics Acquires Flomerics
» Panasonic and Renesas Collaborate on 32 nm Process
EDITOR'S PICKS
 
» Micro Copper Contacts Replace BGA, Improve Reliability
» How Might 3-D ICs Come Together?
PRODUCTS
 
» 3-D Mask Aligner
» High-Conductivity Thermal Greases
UPCOMING EVENTS
 
Dear Subscriber,

Plenty of interesting advanced packaging news in the Packaging Report this week -- including Unisem taking its copper wirebonding technology to volume shipment, IMEC's views on 3-D stacking, and a TechSearch study, as well as aquisitions, collaborations and new tool announcements. Be sure to check out the Editor's Picks, and also remember you can always find news and events on our Packaging Technology Channel:

www.semiconductor.net/packaging

Sally Cole Johnson, Contributing Editor
scolejohnson@mac.com

Advertisement
One-Part Silver Epoxy Is NASA Approved
Supreme 10HT/S is a one-part epoxy adhesive system with high electrical conductivity and superior strength properties. It cures to a tough thermoset and is resistant to thermal shock and vibration. It is a high-purity product, free from objectionable ionic impurities for low outgassing applications.
View now!

NEWS

Unisem Takes Copper Wirebonding Process to Volume Production
Sally Cole Johnson, Contributing Editor -- Semiconductor International, 10/15/2008

The industry's interest in copper wirebonding is being driven largely by copper's enhanced performance characteristics. More

IMEC Views 3-D Stacking as System Design
Laura Peters, Editor-in-Chief -- Semiconductor International, 10/14/2008

IMEC managers said the research center has made significant progress creating test 3-D ICs, using die-to-die stacking. IMEC's Eric Beyne said achieving coplanar and particle-free surfaces still presents processing challenges. He described the dual-damascene via processing as comparable to traditional front-end interconnect via processing, but with larger features. More

TechSearch: Steady Growth Ahead for Flip-Chips, WLP
Sally Cole Johnson, Contributing Editor -- Semiconductor International, 10/14/2008

Flip-chips and wafer-level packaging (WLP) are emerging as industry "bright spots," with a continued growth rate of 14% forecasted for both flip-chips and WLP between 2007 and 2012, according to a study by TechSearch International Inc. More

Ultratech Acquires Annealing Patents From IBM
PR Newswire, 10/9/2008

Ultratech Inc. announced that it has acquired the rights to a collection of patents from IBM, including patents around the area of rapid thermal annealing. More

ESI Launches Micromachining Tool Aimed at TSVs
Business Wire, 10/9/2008

Electro Scientific Industries announced the availability of the latest version of the 5330 micromachining system, the Si5330. More

NEXX Licenses Alchimer's Coating Technology
Laura Peters, Editor-in-Chief -- Semiconductor International, 10/8/2008

Alchimer SA (Paris) said it has licensed its eG ViaCoat product for creating conformal copper seed layers for through-silicon via (TSV) applications to NEXX Systems Inc. (Billerica, Mass.), a maker of electroplating tools. The partnership allows the combination of 300 mm tooling with the optimized chemistry and recipes used in the eG ViaCoat for copper seed deposition. More

Mentor Graphics Acquires Flomerics
Business Wire, 10/9/2008

Mentor Graphics Corp. announced final completion of the acquisition of Flomerics Group PLC, a UK-based supplier of computational fluid dynamics analysis products. More

Panasonic and Renesas Collaborate on 32 nm Process
Business Wire, 10/8/2008

Panasonic Corp. and Renesas Technology Corp. are collaborating on the development of elemental process technologies for systems-on-a-chip (SoCs) for the 32 nm node. More

Advertisement
ShinEtsu Resists – Perfect for 3D packaging, WLP, TSV and wafer bonding
For stress buffer, wafer bonding, copper pillar, RDL and 3D packaging. Low modulus, low temperature cure, low stress; g, h, or i-line sensitive, thick plating resists and dry films. Low dielectric constant; safe solvent; excellent prime-less adhesion.
View now!

EDITOR'S PICKS

Micro Copper Contacts Replace BGA, Improve Reliability
Christopher P. Wade and Sean P. Moran, Tessera Technologies Inc., San Jose -- Semiconductor International, 10/1/2008

In traditional chip-scale and package-on-package configurations, a micro copper contact embedded in the solder interconnection provides improved reliability in drop tests and thermal cycling. More

How Might 3-D ICs Come Together?
Philip Garrou, Microelectronic Consultants of North Carolina, Research Triangle Park, N.C. -- Semiconductor International, 10/1/2008

The first production applications for 3-D ICs, CMOS image sensors and stacked memory, are not waiting for a fully developed infrastructure. In Part 1, we review the strong drivers behind 3-D integration and the status of the supporting infrastructure, and Part 2 will explore the commercialization of 3-D IC technology. More

Advertisement
The latest on 3-D INTEGRATION & PACKAGING
The fifth international conference — 3-D Architectures For Semiconductor Integration And Packaging — will be held November 17-19 at the Hyatt Regency San Francisco Airport Hotel. More than thirty companies will be presenting and participating in panel discussions. Learn the latest technology and market developments in 3-D integration and packaging. Visit the link below to learn more—and register today!
Register now!

PRODUCTS

3-D Mask Aligner

The second generation of the MA300 production mask aligner has an alignment kit for creating 3-D interconnects. It enables bottom-side and IR alignment for 300 mm-based 3-D packaging lithography applications. SUSS MicroTec, Garching, Germany More

High-Conductivity Thermal Greases

High-conductivity thermal greases have been developed to maximize the heat transfer from high-end chips to the heat spreader. Lord Corp., Cary, N.C. More

Advertisement
Check Out SI’s Technology Library
Discover 100s of pages of technical content from key suppliers in the industry.
- White Papers
- Research
- Spec Sheets
- Product Information
- And much more

www.semiconductor.net/techlibrary
UPCOMING EVENTS

Oct. 27-30, 2008: VLSI/ULSI Multilevel Interconnection Conference

Nov. 2-6, 2008: IMAPS

Nov. 4-6, 2008: International Electronics Manufacturing Technology Symposium

Copyright 2008 Reed Business Information, a division of Reed Elsevier Inc. All Rights Reserved.
Advertisement

SUBSCRIBE
To activate a new FREE
e-mail subscription, visit
Click Here

CHANGE YOUR PROFILE
To change delivery
options, e-mail address or
register for other
newsletters, Click Here.

QUESTIONS?
If you have any questions
or need further assistance,
please contact our Online
Support Team
.

Online Support Team
Reed Business Information
2000 Clearwater Drive
Oak Brook, IL 60523

You are receiving this
e-mail because you have
either requested a
newsletter or a magazine
from Reed Business
Information.

Privacy Policy

** If you found this FREE
newsletter valuable, please
email it to a colleague!

To request your FREE
magazine subscription to
Semiconductor International, Click Here
.
Advertisements