Log In   |  Register Free Newsletter Subscription
Skip navigation
Zibb
Subscribe to Semiconductor International

TSMC Confirms 3D Intent / Singapore Launches 3D IC Consortium

September 18, 2009

We all know that for 3D IC to truly become a industry changing technology (  the term paradigm shift is way to overused) we will have to see the support infrastructure going into place in the foundries and assembly houses of Taiwan and Singapore.

TSMC

At a recent TSMC public board meeting their Chairman, Morris Chang,  reinforced their intentions to offer via middle foundry services in 2011 withthe following roadmap [global Chip Market May fully recover in 2012 says TSMC Chairman].

IME

A few blogs ago I updated you on the activities at IME which included 3D IC [ PFTLE “3D IC Activity at IME“, 08/26/2009 ]. Well,  just this week IME officials announced a 3D focus group which I will discuss further below. An update from ITRI in Taiwan is also overdue and will be posted, at PFTLE next week.

IME (the Institute of Microelectronics), a research institute of A*STAR, the Singapore Agency for Science, Technology and Research, has announced the launch of a 3D IC consortium to boost next generation 300mm wafer manufacturing capability for the Singapore semiconductor industry.

IME will team up with A*STAR’s Institute of High Performance Computing (IHPC) and Nanyang Technological University (NTU) in the consortium which consists of two eighteen months phases. IME will leading Phase 1 with participating companies that include Chartered Semiconductor, STATS ChipPAC Ltd. and United Test and Assembly Center Ltd (UTAC). The consortium will also leverage materials and equipment suppliers.

The two phases of the program and the topics they will cover are listed below. The goal of Phase 1 is to establish TSV design and processes capability for 200mm and 300mm TSV wafers 3D IC assembly, and train a pool of skilled personnel in the semiconductor supply chain companies to support manufacturing of new products with 3D IC technology. Phase 2 will demonstrate the integration of fully functional mobile devices with TSV on a 300mm wafer process line.

 

For all the latest on 3D IC Integration and advanced packaging stay linked to PFTLE…………………………

Posted by Phil Garrou on September 18, 2009 | Comments (2)

10/8/2009 9:08:59 AM CDT
In response to: TSMC Confirms 3D Intent / Singapore Launches 3D IC Consortium
PFTLE commented:

These were not my thoughts, they were what was reportedly shown at the TSMC board meeting.


11/11/2009 11:31:15 PM CST
In response to: TSMC Confirms 3D Intent / Singapore Launches 3D IC Consortium
tsmc commented:

pretty sure not be using EUV or E-beam for 22 or 15

POST A COMMENT
Display Name
captcha

Before submitting this form, please type the characters displayed above. Note the letters are case sensitive:

Advertisement
SUSSWebinar_Oct09_MktgMod
Advertisement
NEWSLETTERS
SI NewsBreak and Special Reports
Photovoltaics Report
Wafer Processing Report
Litho & Metrology Report
Packaging Report



Please read our Privacy Policy

OTHER NEWS FROM RBI
About Us   |   Advertising Info   |   Site Map   |   Contact Us   |   FREE Subscription   |   RSS
© 2010 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites