SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Sematech and Zeiss Report Progress on Mask Metrology Tool

Staff -- Semiconductor International, 2/25/2008 8:14:00 AM

A team of more than 40 engineers at Carl Zeiss SMT (Jena, Germany), working with the lithography program of Sematech (Albany, N.Y.), today announced design completion of  the next generation Photomask Registration and Overlay Metrology system (PROVE) for mask pattern alignment and registration.

The tool is targeted for production by the end of next year, with mask manufacturers as the primary customers.

Oliver Kienzle, a manager of the Zeiss metrology systems division, said the system “will close the technology gap for overlay metrology at 32 nm and beyond,” including masks used in double patterning, which require tighter image placement control on the masks, and future extreme ultraviolet (EUV) exposure systems.

Earlier, Carl Zeiss SMT and Sematech worked on a metrology tools for immersion lithography, resulting in the AIMS tool. In April 2007 an evaluation team of mask makers and Sematech member companies reviewed proposals from several suppliers for a tool capable of 32 nm generation requirements. Carl Zeiss was chosen to develop the system, and since then Zeiss SMT and Sematech engineers have partnered to develop the concept into a working metrology tool.

The PROVE system employs diffraction-limited, high-resolution imaging optics, operating at 193 nm, which provides at-wavelength metrology for masks used in 193 nm scanners. The system also features through-pellicle measurements. It operates in both transmission mode and reflection mode for EUV measurements. The photomask resides on a precision stage which is the only movable part in the imaging path.

Michael Lercel, Director of Lithography, Sematech
Michael Lercel, Sematech’s director of lithography, said overlay control of the various device levels, including the mask portion of the overlay error budget, is a challenge. “This new system will get us past several previously ‘no known solution’ challenges,” Lercel said.

Patricia Gabella, Sematech project engineer and manager of the joint project, said, “With double patterning coming on strong as an optical extension, registration tolerances are getting even smaller. Working with Carl Zeiss SMT we have completed a design for quantifying image placement errors as small as 2.4 nm according to the ITRS roadmap. This is a major milestone towards making double patterning a commercially viable technology.”

Email
Print
Reprint
Learn RSS

Related Content

Related Content

 

By This Author

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

Videos

  • CMOS and Beyond: Surface Prep at Nanoscales
    Now Playing: CMOS and Beyond: Surface Prep at Nanoscales
    At SEMICON West 2006, Alex Braun interviews Ahmed Busnaina, director of the NSF Nanoscale Science and Engineering Center for High-Rate Nanomanufacturing at Northeastern University. Busnaina gives his perspective on the longevity of CMOS, nanotechnology, and surface preparation at nanoscales.
    Video Table of Contents  More Videos >>
Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites