SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

SMIC invests $1.58B in Shenzhen R&D center, 8-inch, 12-inch production lines

The announcement follows similar action in Shanghai and comes on the heels of a separate deal that saw SMIC license 45-nm bulk CMOS process from IBM for 300-mm wafer foundry services.

By Suzanne Deffree, Managing Editor, News -- Electronic News, 1/30/2008

Shanghai, China-based foundry Semiconductor Manufacturing International Corp (SMIC) will build its headquarters for South China in Shenzhen and invest $1.58 billion to build an IC R&D center and two production lines.

The R&D and production base for the front process of IC will be built in phases and consist of an IC R&D center and two production lines for 8-inch and 12-inch wafers, respectively, according to a statement from the Shenzhen government.*

The first-phase construction of the 8-inch production line will begin in the first half of this year and is slated to be completed at the end of 2009 with initial monthly output estimated at 30,000 to 50,000 wafers.

The Shenzhen government gave little details on the 12-inch line, only saying that the line will mark the first time South China will have a production for wafers larger than 8 inches and that advanced technology will be introduced from IBM there. 

In December 2007, SMIC announced that it had licensed 45-nm bulk CMOS process from IBM for use in its 300-mm wafer foundry services. Separate from the Shenzhen government, the company confirmed on its Q4 2007 confrence call Tuesday that the IBM technology will be used for its 12-inch lines.

"In terms of operations, we are pleased to announce that SMIC plans to start a new IC production project in Shenzhen. In connection with this project, SMIC will register an independent legal entity, the Semiconductor Manufacturing International (Shenzhen) Corporation Ltd, which will set up an IC technology research and development center, an 8-inch wafer production line and a 12-inch fab. The 12-inch fab will introduce advanced process technology licensed from IBM pursuant to the licensing agreement," SMIC CEO Richard Chang said.

Also in December, SMIC reported that it had begun production on its Fab 8, Shanghai’s first 12-inch wafer fab. Construction of Fab 8 began in October 2005.

“SMIC's establishment of the production lines in Shenzhen will make Shenzhen ascend to the forefront of the development of the IC industry in China and play an extremely important role in optimizing Shenzhen's industrial structure, improving the industrial chain and raising the development level of the electronic information industry. Meanwhile, the advantages and good foundations of Shenzhen's high-tech industries, especially the electronic information industry, will also provide much room for the development of this project,” the Shenzhen government said.

According to the statement, Shenzhen is the largest whole machine production base and the largest IC market in China.

For more on SMIC's quarterly results, see "UMC, SMIC Q4 results reflect seasonal softness, DRAM price drops."

*Editor's note: This sentence originally stated "8-inch and 12-inch chips." It was corrected to reflect "wafers" on Thursday at 4pm eastern.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

There are no other articles written by this author.

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

  • David Lammers
    Views on News

    May 28, 2008
    Tom Ortman and a Re-Energized Austin
    The energy crisis presents opportunities to the long chain of the IT industry, and equipment and mat...
    More
  • David Lammers
    Views on News

    May 15, 2008
    Y.W. Lee and Samsung's Rise
    Yoon-Woo Lee, named Wednesday (May 14) to the CEO position at Samsung Electronics Co., brings a lead...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Videos

  • CMOS and Beyond: Surface Prep at Nanoscales
    Now Playing: CMOS and Beyond: Surface Prep at Nanoscales
    At SEMICON West 2006, Alex Braun interviews Ahmed Busnaina, director of the NSF Nanoscale Science and Engineering Center for High-Rate Nanomanufacturing at Northeastern University. Busnaina gives his perspective on the longevity of CMOS, nanotechnology, and surface preparation at nanoscales.
    Video Table of Contents  More Videos >>
Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites