SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

NGF Plan Seeks Reduced First Wafer Delay

David Lammers, News Editor -- Semiconductor International, 10/31/2007 8:10:00 AM

While the 450 mm wafer controversy has grabbed headlines, much of the industry’s here-and-now attention is on the initiatives to reduce cycle times and improve equipment productivity within the 300mmPrime and Next Generation Factory (NGF) programs.

At last week’s International Sematech Manufacturing Initiative (ISMI) symposium in Austin, Texas, ISMI managers published a 19-point Next Generation Factory plan, with many of the changes starting in 300 mm fabs but expected to carry over to the 450 mm generation, whenever it arrives.

ISMI's Brad Van Eck
ISMI managers said the top priority is to reduce first wafer delays (FWDs), with improved load port designs a key part of that initiative. Brad Van Eck, the fab productivity program manager at ISMI, said, “Delivery of the lot to the tool, the time it takes to get to that value-add step such as deposition, is unacceptably long.”

The ISMI members plan to study the optimum mix of single wafer and mini-batch (vs. batch) processing tools, as well as equipment designed for flexible capacity increments.

Asked about smaller lot sizes, Van Eck said the ultimate goal is to have multiple lots within a single 25-wafer front-opening universal pod (FOUP). A company doing prototyping, for example, might run six wafer lots to reduce cycle time. Theoretically, a lot could be a single wafer within a FOUP, or any number between one and 25 for that matter.

A 50% cycle time delay is another goal. If a two-month cycle time is common in today’s fabs, with rush lots requiring three to four weeks, Van Eck said, “We want a couple of weeks to be normal.”

The NGF program requires consensus-building and prioritization, both among the 16 devicemakers within ISMI and between the chip manufacturers and tool vendors. Also, the NGF program involves coordination with SEMI (San Jose) to identify guidelines and SEMI standards, he said.

Small lot sizes

More companies are using small lots to produce a wider variety of products. One challenge facing ISMI is how to meet the needs of both the high-volume/low-mix and high-volume/high-mix devicemakers. The high-mix model has a larger percentage of wafer starts on shorter, older technology flows, compared with leading-edge low-mix flows.

However, smaller lots require an order of magnitude more information passing between the carrier and tool. If the FOUP holds wafers requiring several different recipes, that presents a huge data transport challenge, with fatter data pipes, more robust controllers, and a new generation of control software, Van Eck said.

To that end, the 19-point NGF program includes several control-related calls to action. Controls should support continuous processing of material; wafer-level instructions at any time before processing; single point of control for factory system command and control, as well as equipment to provide data to external monitors; and improvements to the flexibility of carrier-to-slot integrity.

In the carrier and automated material handling system (AMHS) arena, the plan calls for carriers designed for efficient purging, with standardized purge locations on the 25-wafer carriers. The material handling system designs should assume infrequent, “anomaly manual” handling, and they should be designed to support automated reticle transport.

In equipment design, the program calls for study of a common platform, with standardized interfaces between the equipment mainframe and process chambers. Van Eck said that is just a proposal, with "nothing decided at this point." Another project calls for standardized locations for low-cost buffers on tools beyond the load ports.

Predictive maintenance — which can sharply improve a fab’s ability to avoid long fab-wide maintenance shutdowns — is an initiative that is well underway. The NGF program also calls for the ability to perform equipment maintenance and operation in parallel. Tools should have a “Smart Idle” mode, and the ISMI action plan calls for facility adaptor plates.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

  • David Lammers
    VIEWS ON NEWS

    June 27, 2008
    IBM@45: eDRAM, Si! High-k, No
    It now appears that IBM Corp. plans to implement a high-bandwidth silicon-on-insulator (SOI) embedde...
    More
  • Laura Peters
    Float Zone

    June 16, 2008
    What's With the Name?
    Welcome to the debut of my very own blog, the Float Zone. Float zone wafers first came about in the ...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Videos

  • CMOS and Beyond: Surface Prep at Nanoscales
    Now Playing: CMOS and Beyond: Surface Prep at Nanoscales
    At SEMICON West 2006, Alex Braun interviews Ahmed Busnaina, director of the NSF Nanoscale Science and Engineering Center for High-Rate Nanomanufacturing at Northeastern University. Busnaina gives his perspective on the longevity of CMOS, nanotechnology, and surface preparation at nanoscales.
    Video Table of Contents  More Videos >>
Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites