SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Integrated Laser Profiler Monitors Copper CMP

Alexander E. Braun, Senior Editor -- Semiconductor International, 11/1/2002

In chemical mechanical planarization (CMP), removal rate is affected by feature size, local metal density, preceding dielectric planarization, metal thickness uniformity, and CMP process parameters. A major problem in copper CMP is that the dielectric material polishes at a different rate than the copper. This occurs because the latter is soft compared with the dielectric material that surrounds it, which typically is silicon dioxide and is quite hard. Because copper polishes faster, its features can be easily affected by dishing and erosion.

Traditionally, chipmakers have used stand-alone, off-line metrology tools, which tend to be slower and may add wafer contamination risks. A fundamental need in the copper CMP process is the capability to accurately track and determine metal loss while simultaneously evaluating the height differential between a copper feature and the surrounding dielectric material.

An integrated-environment, non-destructive, real-time laser profiler system capable of directly measuring multiple metal layers across the wafer has been developed by Nanometrics (Milpitas, Calif.). The Nano CLP-9010 integrated metrology tool specifically targets copper processing's unique requirements in the 300 mm area (Fig. 1). It is capable of accurately determining metal loss associated with a copper feature relative to the surrounding dielectric material. Because it does not just use reflectance when there are multiple layers, there is no interference to complicate the measurement process, and the technique will work at virtually every metal layer in the process. The tool is capable of predicting the minimum copper thickness on the largest features, allowing for a direct calculation of thickness as well as the cross-sectional area of the line. The system was recently evaluated by a leading U.S. DRAM manufacturer on a polisher under production conditions.

1. The optical path difference between the measurement beam and reference beam results in a phase shift, which enables the step height to be accurately calculated. The phase shift from the dielectric/substrate interface is accounted for through an additional reflectometer measurement. (Source: Nanometrics)
2. The optical system has no moving parts, using a laser beam that is broken into two spots by a Wollaston prism, and projected onto the wafer surface. There, the surface topography causes a phase difference between the two spots, which is then measured by the detector circuit. (Source: Nanometrics)
The laser profiler system uses pattern recognition to properly align and orient the wafer, in that way determining the position where the scan is to take place. It scans two points of laser light — one on the dielectric region, the other on the copper region. It performs a differential profiling measurement, comparing the phase difference between the signal that comes back from the copper surface and the one from the dielectric, which is directly related to the height difference between the two (Fig. 2). Copper is opaque and reflects the laser shining on it, whereas the dielectric is transparent and the reference beam must pass through it before it can return. Therefore, a simultaneous spectroscopic reflectometer measurement can calculate the beam's phase difference, correct for it, and provide the phase difference between the copper return and the true phase shift returning from the dielectric. This difference is directly related to the height difference between the two materials, and enables the tool to calculate from the height profile exactly how much metal loss has taken place.

The process control capabilities that are enabled by the system allow for the prediction of excessive metal loss and residuals. Because of its high sampling capabilities, misprocessed wafers can be detected before becoming a major problem. The tool, which will also work for tungsten CMP processes, can measure a wide range of feature sizes (1 µm and larger), monitor 100% of the metal layers, and measure in actual devices and scribe lines. It provides a 0.1 nm height resolution, dynamic repeatability of 1 nm (1s ), and 40 wph throughput at a nine-sites-per-wafer measurement protocol.

For additional information on inspection, measurement and test, go to www.semiconductor.net/imt.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

  • David Lammers
    Views on News

    October 6, 2008
    IBM And The All-In Bet on High-K
    The debate about the worthiness of high-k/metal gate technology brought to mind what Japanese semico...
    More
  • Alexander E. Braun
    The Measure of All Things

    August 26, 2008
    He Saw It All First
    A few days ago, while emptying an old filing cabinet my wife came across a thick folder of photo...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Videos

Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites