SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

MEF in Theory and Practice

Ruth DeJule, Associate Editor -- Semiconductor International, 11/1/1999

The mask error enhancement factor (MEF) represents an additional distortion that must be considered in lithography, especially sub-wavelength lithography. As linewidths become significantly smaller than the exposure wavelength, the wafer CD becomes significantly different from the target CD, until the process fails entirely. The MEF represents the ratio of the wafer CD change to the corresponding change in the reticle CD, with an MEF of 1.0 indicating perfect linearity. MEF values as large as 8 have been observed, undermining the practical adoption of OPC and other resolution enhancement technologies that require small, controlled changes on the reticle. At this year's BACUS meeting in Monterey, Calif., Mentor Graphics (San Jose, Calif.) and FINLE (Austin, Texas) presented their examination of the underlying principle behind the MEF to gain a better understanding of the phenomenon. Comparing theoretical predictions to simulations, and in some cases to actual experiments, the results proved interesting.

Not surprisingly, the theoretical predictions were shown to be over-optimistic. Instead of falling off near 100 nm, as some theoretical predictions would suggest, DUV lithography in practice was limited to 170 nm for isolated lines and 300 nm for isolated posts because of resist thic kness and etch effects, according to Dr. Frank Schellenberg, product marketing manager at Mentor Graphics. This points out the limitation in relying solely on aerial image simulations as a predictor of practical process latitude and yield.

MEF typically is viewed as characteristic of a particular process. However, Schellenberg and FINLE's Chris Mack also looked at the MEF for isolated and dense lines of the same CD, and found surprising differences. While the MEF for isolated features was always larger than 1.0, the MEF for dense (1:1 duty cycle) lines was significantly smaller for features ranging from 248 nm (exposure wavelength) to 400 nm (Table). This creates a 'MEF gap' in which isolated lines are far more sensitive to reticle errors than dense features. 'This might explain why practical reports of MEF can differ widely, depending on the application -- for example, DRAM and ASIC', said Schellenberg. The consequences for OPC are not lost on the authors, who point out that the emphasis on sensitivity to iso-dense bias in OPC actually may be sensitivity to the iso-dense MEF difference in practice. Careful characterization of the MEF under these different conditions will become a necessary part of reticle enhancement strategies as Moore's Law continues to drive features smaller.

Approximated MEF for Isolated and Dense Lines l=243 nm, NA=0.68
Target CD (nm)
Iso MEF
Dense MEF
Gap
400
1.0
0.9
0.1
350
1.0
0.75
0.25
300
1.2
0.7
0.5
275
1.3
0.7
0.6
250
1.4
0.8
0.6
225
1.4
1.1
0.3
200
1.6
1.6
0.0

The Evolving Roadmap
The Technology Roadmap has undergone three revisions since 1992 and is poised for a fourth. In 1994, the Roadmap predicted a three-year cycle and targeted 2007 for insertion of 100 nm minimum feature size; and by 1997, in response to the growth of the semiconductor market, the introduction of technology generations was accelerated from a three-year cycle for geometry shrinks to two years. On average, each technology generation appeared to be moved up by one year, making the new 100 nm (half pitch) insertion point 2006. In reality, the 100 nm minimum feature had moved to 2003. To keep pace with this acceleration, SOI was added to the Roadmap as a means of enhancing device performance. A year later, the 1998 Update dropped the 150 nm technology node, shaved off another year for 100 nm insertion, and generation introductions became more flexible, responding to the level of the technology.

At BACUS, keynote speaker Paolo Gargini, director of technology strategy at Intel, shed some light on what to expect from the 1999 International Technology Roadmap, due out Nov. 30. This iteration contains more realistic values of maximum die size, reflecting the opinion of 57% of member

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

Videos

Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites