SI CHINA     SI JAPAN
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Closing the E-Beam and Optical Defect Gap

Alexander E. Braun, Senior Editor -- Semiconductor International, 9/1/2001

From a yield/control and product requirement perspective, defectivity looms large in copper processing at the 0.13 µm node. While a handful of manufacturers such as AMD, IBM and Intel are successful at 0.18 µm, the landscape alters drastically at 0.13 µm, as trench widths narrow and control becomes complex.

Defect propagation is a major concern for copper. ILD deposition, the lithographic definition of vias and trenches, uniformity problems such as etch uniformity resulting in varying angles or slight trench aspect ratio changes, the coverage of the seed barrier deposition and anomalies in electroplating — any of these can create defects such as voiding. Since these problems occur below the surface, they are difficult to detect.

Presently, many of these anomalies can be detected electrically at final test, but this leaves thousands of wafers at risk. For in-line detection, e-beam system providers have offered some relief with voltage contrast, using product wafers to determine how to identify differences occurring from one structure to the next, and using the surface voltage potential on specific structures. However, once an electrical defect is identified, an understanding of its cause is required, making it necessary to source back to prior steps, to the primary optical inspection.

Defects are evident in e-beam (left), but not in optical inspection (right). Although optical resources barely show the defect and e-beam clearly delineates it in this example, these two techniques must integrate and work together to meet future inspection needs. (Source: KLA-Tencor)
A difficulty with optical inspection is that, as chipmakers move to smaller linewidths, platform vendors must reduce pixel size. This has two implications: The image processing rate must increase dramatically to maintain speed and keep costs competitive, and some small anomalies resulting from material effects appear like defects even though they have no electrical impact. Because more of these nuisance defects are being detected, it is necessary to find a method that quickly isolates true electrical defects in-line and uses the information to optimize optical inspection, enabling it to detect a higher ratio of defects that result in electrical problems.

Traditionally, electrical results have been obtained through test structures, using SRAM full-flow wafers or some short loops. Typically, weeks pass before results are obtained for a probing at line's end. Results then must be correlated back to the specific process step at which the defect first occurred — no small task, considering the hundreds of steps required in advanced processes. Too much effort and time are wasted to get this information.

The industry needs better, faster in-line electrical methods that work with optical. Optical inspection's value could be vastly improved by giving it the capability to determine which detected anomalies cause electrical problems. Working at increasingly smaller pixel sizes complicates image processing, increasing inspection time per wafer. A methodology is needed for a quick in-line identification of electrical defects, providing more cycles of electrical learning at a faster pace. This would accelerate the yield learning rate in development and allow faster fab ramp-ups, avoiding the old approach of getting minimal functionality in R&D and passing on the problem to manufacturing.

Because copper processes are so interrelated, after everything has been put together it may be impossible to deal with defect propagation by making a minor tweak to eliminate a particular problem. A complete reengineering of the entire process may become necessary — the domino effect at its worst. At 0.13 and 0.10 µm, the engineer faces 50M to 100M logic transistors, and determining what went wrong electrically at line's end is thorny.

Faster, new-generation e-beam inspection systems appear every one to two years. Some suppliers are working on novel methodologies. Hopefully, they soon will make e-beam techniques and system methodologies available that combine electrical and optical to optimize quick learning and yields.

For additional information on inspection, measurement and test, click here.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

SPONSORED LINKS



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts
  • Videos

Blogs

  • Alexander E. Braun
    THE MEASURE OF ALL THINGS

    August 26, 2008
    He Saw It All First
    A few days ago, while emptying an old filing cabinet my wife came across a thick folder of photo...
    More
  • Alexander E. Braun
    The Measure of All Things

    August 11, 2008
    Considering Beyond-CMOS Metrology
    Metrology has become one of the main pillars upon which the semiconductor industry bases its progres...
    More
  • » VIEW ALL BLOGS RSS

Videos

Advertisements





NEWSLETTERS
Plug in and get the latest SI news, trends and industry updates delivered free, directly to your inbox!

SI NewsBreak and Special Reports (Weekdays)
Wafer Processing Report (Monthly)
Lithography Report (Monthly)
Metrology Report (Monthly)
Clean Processing Report (Monthly)
Packaging Report (Twice Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites