Log In   |  Register Free Newsletter Subscription
Skip navigation
Zibb
Subscribe to Semiconductor International
RSS
Reprints/License
Print
Email

Hitachi Creates MEMS Sensor Process

Hitachi researchers have developed a method to form cavities in the interconnect layers of CMOS ICs, allowing MEMS sensors to be created in the wiring layers. The technology results in ultrasmall, single-chip solutions, and will be applied to tire pressure sensors and other MEMS devices, Hitachi said.

Kenji Tsuda, Asia Contributing Editor -- Semiconductor International, 9/3/2009

Researchers from the Hitachi Central Research Laboratory (Tokyo) said they have developed a CMOS-compatible MEMS technology that builds MEMS sensors into a CMOS chip's interconnect layers. Speaking at the 20th Micro-Machine/MEMS Show in Tokyo, the Hitachi team said the approach delivers MEMS sensors with the smallest moving parts. The technology will be applied to sensors measuring the pressure of car tires, collision detection, and finger touch pressure.

Normally, there are compromises when using a CMOS process to monolithically integrate a MEMS sensor on a single chip. MEMS devices require deep etch steps compared with the shallow etching in CMOS processes, and MEMS often require hollow structures while CMOS calls for dense structures. To get around these differences, MEMS integration often involves a system-in-package (SiP) approach, putting a MEMS device and a CMOS chip in a single package that tends to be larger because the chips must be positioned side-by-side or stacked vertically.

The Hitachi researchers said they have developed a CMOS process that requires no compromises, forming the MEMS sensors in the multilevel interconnect after completion of the CMOS transistors. By fabricating the MEMS device with the interconnect process, the Hitachi team was able to form cavities in the thick insulation layer after formation of the metal layers using tungsten and tungsten silicide.

Hitachi BEOL MEMS (090309f1beolmems.jpg)
The Hitachi process forms cavities in the insulation of wiring layers.


The cavities are formed after formation of the lower electrode, when a thick SiO2 layer and the upper electrode are deposited. In the upper electrode, multiple holes are etched, a plasma or wet etchant for SiO2 is applied through the holes to attack the thick SiO2 layer, the SiO2 under the holes is removed and small cavities of SiO2 are formed and connected gradually. Finally the connected cavities produce a large cavity under the upper electrode. The final cavity size depends on the hole size and etching conditions, including time, gas flow rate and gas components.

Hitachi has used the process to create a prototype pressure sensor that integrates CMOS amplifiers and pressure sensors, detecting changes in the electrostatic capacitance. The pressure sensor chip measures just 0.9 × 0.8 mm, and consists of 50 cavities. Changing the diameter of the cavity results in a wide pressure range, and the sensitivity and precision can be adjusted by varying the combination of the cavities.

Hitachi single-chip pressure sensor (090309fig2chip.jpg)
Hitachi has used the process to create a single-chip pressure sensor.


The project is being supported by the governmental New Energy and Industrial Technology Development Organization (NEDO).

RSS
Reprints/License
Print
Email
Talkback
Reed Business Information Resource Center

Featured Company


Most Recent Resources

Advertisement

Related Microsite Content

Related Links

More Content
  • Blogs
  • Podcasts
  • Videos

Phil Garrou

Perspectives From the Leading Edge

Philip Garrou, Consultant
December 31, 2009
TSV Reliability & Barrier Layer Deposition
On day one at the RTI 3-D Symposium Paul Ho updated us on his 3-D thermomechanical...
More

Vivek Bakshi

EUVL Focus

Vivek Bakshi, EUV Litho Inc.
December 28, 2009
USHIO Gains Market Share in EUV Source Business
I missed the announcement of USHIO’s acquisition of Philips Extreme, so I...
More

VIEW ALL BLOGS RSS
  • Sematech’s New President Looks for Increased Collaboration


    Daniel Armbrust has been appointed president and CEO of Sematech, succeeding Michael Polcari, who is now that industry organization's chairman of the board. In this month's podcast interview, Armbrust, who was most recently responsible for the operation of IBM's 300 mm fab in East Fishkill, N.Y., discusses his plans for Sematech, R&D funding, and the need for closer cooperation among semiconductor industry organizations.

    Hear It Now
  • The Coming of EUV Lithography – When?


    Senior Editor Alexander E. Braun interviews Toppan Photomasks CTO Franklin Kalk at the SPIE Photomask conference about the status of lithography in general and EUV lithography development in particular. Kalk believes considerable work and development still remain to be done for EUV to become a mainstream reality. Hear It Now
  More Videos>>

Advertisement
NEWSLETTERS
SI NewsBreak and Special Reports
Photovoltaics Report
Wafer Processing Report
Litho & Metrology Report
Packaging Report



Please read our Privacy Policy

OTHER NEWS FROM RBI
About Us   |   Advertising Info   |   Site Map   |   Contact Us   |   FREE Subscription   |   RSS
© 2010 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites